All campus visitors must be fully vaccinated (boosted). Masks are highly recommended. Instructors & staff are required to submit a daily symptom check. COVID updates.
This course begins with the basic timing concepts and STA methodology. It introduces students to setup/hold timing and explains how to fix violations in the design. You will learn what needs to be timed and how to setup a run for STA. The course exposes students to constraints, exceptions and "what if" analysis. It also explains how to address timing violations in ECO mode. Nano-technology topics including noise analysis, prevention and on-chip variations are covered. The instructor shares practical experiences meeting timing closure, budgeting and debugging.
The instructor will provide tool instructions and test cases for practice. Design engineers completing this course will be able to perform Static Timing Analysis using Primetime or any other STA tool in multiple phases of the integrated circuit design process.
At the conclusion of the course, you should be able to
- Discuss in-depth knowledge of static timing analysis
- Write and debug constraints
- Drive timing closure for block or chip
- Write ECO’s
- Explain how to fix critical timing paths
- Define miscellaneous terms such as PVT’s, OCV, CRPR, Noise, etc.
Skills Needed: Linux/Unix skills are required for lab exercises.
- Save Your Seat
Help us confirm course scheduling. Enroll at least seven days before your course starts.
- Accessing Canvas
Learn more about gaining access to your course on Canvas in our FAQ section.
Accessibility and Accommodation
For accessibility questions or to request an accommodation, please visit Access for Students with Disabilities or email the Extension registrar.
Finance Your Education
Here are ways to pay for your education.
Estimated Cost: TBD
Course Availability Notification
Please use this form to be notified when this course is open for enrollment.