The course provides a 28nm library for students to practice techniques learned in class. After reviewing the design challenges, the course covers UPF-based synthesis and placement. The instructor will give an example of congestion analysis and reduction, and proceed with detailed route analysis and optimization. Students will learn the Clock Tree Synthesis (CTS) and how to optimize timing sign-off in nanometer technology. The course also introduces the hierarchical design flow, power mesh synthesis, and IR drop analysis. The instructor will share tips from extensive professional experience in ASIC implementation over many generations and will also provide basic scripts to facilitate lab exercises.

Learning Outcomes
At the conclusion of the course, you should be able to

• Demonstrate advanced knowledge of ASIC backend design skills
• Perform digital design work across all aspects of the design flow from RTL to GDS
• Utilize tools such as Synopsys’s Design Compiler, IC CompilerII, IC Validator, StarRC, and PrimeTime



Topics include

• Advanced physical design challenges
• DC-topo multi-vt/multi-vdd UPF synthesis
• Power mesh synthesis and optimization
• Placement and IR drop analysis and reduction techniques
• Congestion analysis and reduction
• CTS analysis and optimization
• Detail route analysis and optimization
• Sign-off optimization
• Hierarchical multi-vt/multi-vdd flow

Skills Needed: Basic knowledge of the backend design flow from netlist to GDSII. Knowledge and hands-on experience with Linux/Unix will be required for lab exercises. Students enrolling in this class should be able to answer 'yes' to six of the eight questions on the linked Google Quiz.