![Workshop Series: Dark blue circuit board with many complex nodes and parts in light pastel colors](https://ucscextension-live-28cd95cf77884d15bb06-01c17c1.divio-media.net/images/Workshop-TECH_VLSI.800-W1-iStock-.format-jpeg.width-1920.jpg)
Semiconductor Design and Innovation Workshop Series: Timing Constraint Management for Modern System On Chip | VLSI.800-W1
Welcome to our immersive Semiconductor Design and Innovation workshop series. During these sessions you will be introduced to new and established EDA tools that will help you create and manipulate content in new and powerful ways. Each session is led by an industry expert who will guide you through the material and share its real-world implications.
Learning Outcomes
At the conclusion of the course, you should be able to
- Describe and discuss timing constraints and why this is critical knowledge as the industry works on the integration of millions of gates onto a single die. for instructors
- Identify use cases where the burden on RTL, Physical Design, and timing engineer can be alleviated through an automated, correct-by-construction approach.
- Demonstrate an ability to properly and effectively use the Timing Constraint Management tool to reduce time-to-market and improve design efficiency
Students are required to bring laptops for class exercises
Have a question about this course?
ENROLL EARLY!
- Save Your Seat
Help us confirm course scheduling. Enroll at least seven days before your course starts. - Accessing Canvas
Learn more about gaining access to your course on Canvas in our FAQ section. -
Accessibility and Accommodation
For accessibility questions or to request an accommodation, please visit Access for Students with Disabilities or email the Extension registrar. -
Finance Your Education
Here are ways to pay for your education.
This course is related to the following programs:
Estimated Cost: TBD
Course Availability Notification
Please use this form to be notified when this course is open for enrollment.
Contact Us