Build advanced UVM testbenches using SystemVerilog and OOP for chip verification.
Universal Verification Methodology (UVM) is the industry standard for functional verification methodology developed by key EDA vendors and industry leaders. It uses a SystemVerilog-based, OOP-centric approach to improve interoperability and code reusability. In this course, you will use the OOP testbench knowledge learned earlier to create a full-fledged, flexible verification environment for solving today’s increasingly complex functional verification challenges. You will also gain real-world, hands-on experience developing an industrial-strength UVM-based testbench that is layered, interoperable, constrained-random, and coverage-driven.
The course introduces the UVM architecture; its core set of base-classes and utility methods, and associated factory automation techniques. This framework forms the basic building blocks that facilitate the development of layered, modular, scalable, and reusable verification environments in SystemVerilog. You will be immersed in the practical application and deployment of UVM base-classes, understand their role in the verification environment to reduce design time and risks, as well as increasing quality and efficiency. The main base-classes covered are the UVM test classes, sequence classes, component classes, messaging and reporting mechanism, factory, configuration database, transaction-level modeling (TLM), scoreboarding, coverage and phasing mechanism. You will learn the power of UVM for successfully designing complex constraint-random coverage driven verification projects.
Concepts introduced in class are reinforced in the lab. In addition to in-class hands-on labs and weekly take-home assignments, you’ll work on a project to build an advanced UVM verification environment for a selected application with transaction-level and layered architecture. You will form a project team, create a test plan, develop a UVM-based verification environment, perform functional coverage, and submit a complete project report.
Students should have experience with object-oriented programming, C/C++, or have taken "Advanced Verification with SystemVerilog OOP Testbench" course. Prerequisite topics will not be repeated here. Hardware verification experience is helpful.
This class is offered in an online synchronous format. Students are expected to log into this course via Canvas at the start time of scheduled meetings and participate via Zoom, for the duration of each scheduled class meeting.
Two "no meetings" TBA. To see all meeting dates, click "Full Schedule" below.
You will be granted access in Canvas to your course site and course materials approximately 24 hours prior to the published start date of the course.
Required Textbooks:
"System and Functional Verification Using UVM"
Note: Both books listed above are required for the course. These books are study guides that contain extensive course notes and step-by-step methodology development practices. Shipment by publisher may take 1-2 weeks.
Short descriptions of weekly homework and partial source code will be distributed in class at no additional expense to enrolled students.
The course is graded by Final Project only - homework assignments are not part of the final grade.
