All campus visitors must be fully vaccinated (boosted). Masks are highly recommended. Instructors & staff are required to submit a daily symptom check. COVID updates.
The course introduces the UVM architecture; its core set of base-classes and utility methods, and associated factory automation techniques. This framework forms the basic building blocks that facilitate the development of layered, modular, scalable, and reusable verification environments in SystemVerilog. You will be immersed in the practical application and deployment of UVM base-classes, understand their role in the verification environment to reduce design time and risks, as well as increasing quality and efficiency. The main base-classes covered are the UVM test classes, sequence classes, component classes, messaging and reporting mechanism, factory, configuration database, transaction-level modeling (TLM), scoreboarding, coverage and phasing mechanism. You will learn the power of UVM for successfully designing complex constraint-random coverage driven verification projects.
Concepts introduced in class are reinforced in the lab. In addition to in-class hands-on labs and weekly take-home assignments, you’ll work on a project to build an advanced UVM verification environment for a selected application with transaction-level and layered architecture. You will form a project team, create a test plan, develop a UVM-based verification environment, perform functional coverage, and submit a complete project report.
At the conclusion of the course, you should be able to
- Understand the UVM hierarchies and various components needed to build a comprehensive UVM Testbench
- Design and implement various testbench components, such as driver, monitor, sequencer, agent, environment, scoreboard, coverage, and environment
- Understand the configuration databases, factory override, Transaction Level Modeling (TLM)
- Understand virtual sequences and virtual sequencers
- Build a framework for UVM Testbench
Skills Needed: Students should have experience with object-oriented programming, C/C++, or have taken "Advanced Verification with SystemVerilog OOP Testbench" course. Prerequisite topics will not be repeated here. Hardware verification experience is helpful.
- Save Your Seat
Help us confirm course scheduling. Enroll at least seven days before your course starts.
- Accessing Canvas
Learn more about gaining access to your course on Canvas in our FAQ section.
Accessibility and Accommodation
For accessibility questions or to request an accommodation, please visit Access for Students with Disabilities or email the Extension registrar.
Finance Your Education
Here are ways to pay for your education.
Sections Open for Enrollment:
|Date:||Start Time:||End Time:||Meeting Type:||Location:|
|Tue, 06-21-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 06-28-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 07-05-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 07-12-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 07-19-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 07-26-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 08-02-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 08-09-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 08-16-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 08-23-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|
|Tue, 08-30-2022||6:30 p.m.||9:30 p.m.||Live-Online||REMOTE|